Download Codes

About the research migration
  • Proposer Name: Mr Bellana Venkata Chaitanya
  • Title of the research migration: Design of Single Precision Floating Point Arithmetic Logic Unit
  • Source of the Project: Design of Single Precision Floating Point Arithmetic Logic Unit by Nisha singh and R.Dhanbhal IEEE 2018
  • University: Rajiv Gandhi University of Knowledge and Technologies