Download Mixed Signal SoC Design Marathon Completed Circuit

Ayush Gupta
SRM Institute of Science and Technology, Kattankulathur
LTE Comparator 5-Bit Flash ADC with dual stage encoding logic