

Research Migration Project

<https://esim.fossee.in/research-migration-project>



The Research Migration Project is an initiative of FOSSEE, IIT Bombay that promotes the use of eSim for reproducing published research circuits originally implemented using proprietary simulation tools. The objective is to migrate these validated designs to eSim to build an open source resource database.

Name of the participant : SENBAGASELLAN V

Affiliation / Institution : Electronics Engineering - VLSI Design and Technology, Chennai Institute of Technology, Chennai, Tamilnadu, India.

Title of the circuit : Implementation of Low-Power Wallace Tree Multiplier Using eSim Circuit Simulator

Theory/Description :

Multipliers are critical components in digital systems, but conventional multiplier architectures consume high power and area because partial products are reduced using complex adder structures with large gate counts and high switching activity. In particular, traditional Wallace tree multipliers rely on conventional full adders containing multiple XOR gates, which increases delay and power consumption, making them less efficient for modern low-power digital applications.

To overcome this problem, this project implements an optimized Wallace Tree Multiplier in eSim by replacing the conventional full adders in the reduction stage with a modified low-power full adder using multiplexers and fewer logic gates. This approach reduces switching activity, hardware complexity, and delay while maintaining correct multiplication results. The proposed circuit therefore provides a more power-efficient and faster multiplier suitable for modern digital and embedded system applications.

Reason to reproduce with eSim :

This circuit is suitable for simulation using eSim as it supports gate-level digital design and allows easy verification of complex arithmetic circuits. Being open-source and educational, eSim helps visualize and validate the optimized Wallace Tree Multiplier and clearly demonstrate the improvements in logic efficiency and performance over conventional designs.

Expected Outcome/outputs :

When simulated, the circuit is expected to correctly perform unsigned binary multiplication of two 4-bit input numbers and produce an 8-bit output. The multiplier should generate correct results for all valid input combinations. The optimized reduction stage using the modified full adder is expected to demonstrate reduced logic depth and efficient signal propagation compared to conventional designs.


Correct functionality will be validated by comparing the output product with the expected mathematical multiplication of the input operands.

Circuit Diagram(s) :


The circuit diagram includes:

- AND gates for partial product generation.
- Modified full adders using multiplexers and XOR gates for Wallace tree reduction.
- Half adders where required.
- Final addition stage to produce the output product.

The schematic clearly shows all logic gate connections, signal paths, and labeled inputs and outputs, enabling complete understanding and evaluation of the design.



img.1 4x4 Wallace Tree Multiplier



img.2 Proposed gate reduced Full Adder


Expected Results (Input, Output waveforms and/or Multimeter readings) :

- Inputs: Two 4-bit binary numbers (A and B)
- Output: One 8-bit binary product (P)

Simulation waveforms are expected to show stable output values corresponding to the multiplication of input operands. For example:

- $A = 3, B = 2 \rightarrow P = 6$
- $A = 5, B = 4 \rightarrow P = 20$

The outputs can be verified using waveform analysis or digital probes within the simulator.



img3. Simulation Output

Research Paper/Journal/etc. :

Title : Low Power Wallace Tree Multiplier Using Modified Full Adder

Author : Kokila Bharti Jaiswal, Nithish Kumar V, Pavithra Seshadri, Lakshminarayanan

Page No. : 4

Link : [Low power wallace tree multiplier using modified full adder | IEEE Conference Publication | IEEE Xplore](#)

Source/Reference(s) :

- C. Wallace, *A Suggestion for a Fast Multiplier*, IEEE Transactions on Electronic Computers.
- eSim Circuit Simulation Platform – FOSSEE Project, IIT Bombay.
- Digital Design textbooks and lecture notes on arithmetic circuits.