{"/home/inderjitsingh/eSim-Workspace/32_bit_SRAM_isd_sch": ["1bit_sram_sym_Previous_Values.xml", "32_bit_SRAM_isd_sch_Previous_Values.xml", "32_bit_SRAM_isd_sch.bak", "8_bit_SRAM_sym-cache.lib", "6t_sram_sub_ckt-cache.lib", "6t_sram_sub_ckt_Previous_Values.xml", "6t_sram_sub_ckt.pro", "1bit_sram_sym.cir", "32_bit_SRAM_isd_sch.proj", "1bit_sram_sym.pro", "1bit_sram_sym-cache.lib", "plot_data_v.txt", "8_bit_SRAM_sym.cir", "1bit_sram_sym.sub", "6t_isramsd.bak", "8_bit_SRAM_sym_Previous_Values.xml", "32_bit_SRAM_isd_sch.raw", "6t_sram_sub_ckt.cir", "_saved_32_bit_SRAM_isd_sch.sch", "6t_isramsd.bck", "analysis", "8_bit_SRAM_sym.sub", "6t_sram_sub_ckt.sch", "6t_isramsd.lib", "6t_sram_sub_ckt.bak", "32_bit_SRAM_isd_sch.sch", "8_bit_SRAM_isd.lib", "32_bit_SRAM_isd_sch-cache.lib", "plot_data_i.txt", "1bit_sram_sym.bak", ".spiceinit", "8_bit_SRAM_sym.cir.out", "8_bit_SRAM_sym.pro", "6t_isramsd.dcm", "32_bit_SRAM_isd_sch.cir.out", "6t_sram_sub_ckt.cir.out", "1bit_sram_sym.sch", "32_bit_SRAM_isd_sch.pro", "1bit_sram_sym.cir.out", "6t_sram_sub_ckt.sub", "8_bit_SRAM_sym.sch", "32_bit_SRAM_isd_sch.out", "8_bit_SRAM_isd.dcm", "32_bit_SRAM_isd_sch.cir", "8_bit_SRAM_sym.bak"]}