

# Serializer Design With MUX 4:1 And LVDS Driver

Abhinav Pandey

Electronics and Telecommunication Engineering Dept.  
Shree L.R. Tiwari College of Engineering, University of Mumbai  
Mumbai, India  
pandeyabhinav278@gmail.com


**Abstract**—This paper proposes the implementation of a Serializer with Low Voltage Differential Signaling (LVDS) based driver design using CMOS technology with 130 nm Technology. Serializer is a mixed block which uses a Multiplexer(MUX 4:1) Digital Block and LVDS Driver as Analog Block. Serializers are basic building blocks of High speed data transfer communication link. It also helps to reduce the no. of ports in multipoint operations that can be multiplexed, serialized with the help of a Multiplexer and transmitted over a cable with LVDS Driver. This circuit will be designed with Skywater 130nm pdk and simulated using the eSim EDA tool developed by FOSSEE IIT Bombay.

## I. CIRCUIT DETAILS


The Serializer Block diagram is shown in section II. It consists of MUX(4:1) digital Block which will convert 4 line parallel data into serial output. This output is then connected to Buffer to stream D and  $\sim$ D which are complementary data signals. These two are 180 degrees out of phase with each other. The output of Buffer is then given to the LVDS driver.

Reference LVDS Driver circuit diagram is shown in section III. Here transistors M1, M2, M3 and M4 provide constant current when switched with the help of data signals from buffer i.e. D and  $\sim$ D. The LVDS Driver will provide differential output signals  $V_{oa}$  and  $V_{ob}$  which are then used to drive 100-ohm transmission lines. When  $D = 1$ , M1 and M4 will turn on while M2 and M3 remain off. This will result in  $V_{ob} = \text{High}$  and  $V_{oa} = \text{Low}$ . When  $D = 0$  the reverse will occur.


## II. SERIALIZER BLOCK DIAGRAM



## II. LVDS CIRCUIT DIAGRAM



## III. LVDS DRIVER CIRCUIT WAVEFORMS



## REFERENCE

- [1] Hari Shanker Gupta, RM Parmar and R K Dave, "High-Speed LVDS Driver for SERDES," *IEEE Conference Proc.*, July 2009.
- [2] G. A. Graceffa, U. Gatti, C. Calligaro, "A 400 Mbps Radiation Hardened By Design LVDS Compliant Driver and Receiver," *IEEE Conference Proc.*, July 2016.
- [3] Madhuri Kadam, Git-hub Repo, "https://github.com/MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver"