

# D Flip Flop to SR Flip Flop

Priyanka Tiwari, Govt. Engineering college, RAIPUR

**Abstract**— D Flip Flop to SR Flip Flop is being implemented with 180nm technology and is being presented in this paper. Flip Flop plays a major role in our modern day to day communication system and are efficiently know for its frequency division property. Flip-flops are an integral part of IC systems as they form the core of the timing circuits. Flip Flop are widely uses as counters, shift registers, storage registers, latch , data transfer property and many more.

**Keywords**— SR Latch, CMOS, Verilog, D Latch

## I. REFERENCE CIRCUIT DETAILS

D is the actual input of the flip flop and S and R are the external inputs. Eight possible combinations are achieved from the external inputs S, R and Qp. But, since the combination of S=1 and R=1 are invalid, the values of Qp+1 and D are considered as “don’t cares”. The logic diagram showing the conversion from D to SR, and the K-map for D in terms of S, R and Qp are shown below.




Fig. 1: Block diagram of D Flip Flop to SR Flip Flop

## II. REFERENCE CIRCUIT DESIGN

### A. Analog Designs Involved -D FF




Fig. 1: CMOS implementation of DFF

### B. Digital Implementation Block (VERILOG HDL)

- OR Gate
- NOT Gate
- AND Gate

## III. REFERENCE WAVEFORM




Fig. 4: D Flip Flop to SR Flip Flop

## REFERENCES

- [1] <https://www.geeksforgeeks.org/conversion-of-s-r-flip-flop-into-d-flip-flop/>
- [2] [https://www.electronics-tutorials.ws/sequential/seq\\_1.html](https://www.electronics-tutorials.ws/sequential/seq_1.html)
- [3] Uming Ko and P. T. Balsara, "High-performance energy-efficient D-flip-flop circuits," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 1, pp. 94-98, Feb. 2000, doi: 10.1109/92.820765.