

RVMYTH MIXED SIGNAL

YOGAPRIYA.B, EASWARI ENGINEERING COLLEGE, CHENNAI

February 28th, 2022


ABSTRACT:

In this development of processor based on the open-source RVMYTH mixed signal circuit is presented. This processor is designed for targeting low-cost embedded devices. A RISC-V development and validation framework with assembling tools. The resulting processor is a single core, in-order, RISC-V processor with low hardware complexity. The proposed processor is implemented in Verilog. RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration.

REFERENCE CIRCUIT DETAILS:

As shown in the figure we have analog circuit and digital circuit in which altogether formed a mixed circuit signal in the RVMYTH mixed signal circuit. The analog part consists of a clockwise generator connected to resistor capacitor and finally all this grounded. Digital circuit consists of digital board. In between analog and digital circuit ADC and DAC bridges are used as a connector between analog and digital circuit which is altogether and mixed signal circuit is formed. The purpose of this project is to integrate rvmynth (RISC-V) with digital to analog converter (DAC) and perform PNR using end-to-end open-source EDA tools.

REFERENCE WAVEFORM:



REFERENCES:

<https://www.semanticscholar.org/paper/A-compact-functional-verification-flow-for-a-RISC-V-Molina-Robles-Solera-Bola%3%B1os/bc7b683cd6b3f9a387bac9bbfe4166b6e7f6095d>

