

4-bit Carry Lookahead Adder

Aman Verma, University of Allahabad

July 1, 2021

Abstract

Carry Lookahead Adder (CLA) is superior than full adder (in terms of speed). It is also known as parallel adder. It takes advantage of computational parallelization at the cost of increased complexity and power consumption. This parallelization benefits decrease in propagation time. In normal Full Adder each output sum bit needs to wait until the previous carry bit have been calculated. But in CLA, all carry bits are calculated before calculating sum bits which reduce the wait time. One of the most important efficiency of CLA is to predict the carry before it's actually calculated. Transistor size is also selected based upon simulation and optimization, to reach the needed performance according to the cost function.

1 Circuit Details

Here we are designing 4-bit CLA process by using conventional static cmos. The power supply is varied from 1.0 Volts to 2.8 Volts for proposed and basic design. The proposed circuit will be implemented in eSim EDA tool and will be done using SKYWater's 130nm PDK. In circuit, basic element is NMOS and PMOS is used to made every block. Two intermediate terms, called propagate and generate bits are used to calculate sum (S) and carry out (Cout) bits. If we define two variables as carry generate G_i and carry propagate P_i then, $P_i = A_i \text{ xor } B_i$; $G_i = A_i \text{ and } B_i$; The sum output and carry output can be expressed as $S_i = P_i \text{ xor } C_i$; $C_{i+1} = G_i \text{ or } (P_i \text{ and } C_i)$; Where G_i is a carry generate which produces the carry when both A_i, B_i are one regardless of the input carry. P_i is a carry propagate and it is associate with the propagation of carry from C_1 to C_{i+1} (Because input carry is already is given with A_i and B_i). I was able to reach a 4-bit ripple carry adder that has delay of 1.22 ns with 0.6 uW power consumption (measured at 10 MHz), with 200 mosfets. Every carry bit can be found from the generate and propagate terms. Once the carry-out bits have been calculated, the sums are found using the simple XOR operation. Carry Look Ahead Adder (CLA) uses direct parallel-prefix scheme for carry computation. Its time delay(T) and area complexity(A) are as follows for an n-bit CLA adder: $T = (2\log(n) + 4)$; $A = ((3/2)n\log(n) + 4n + 5)$. And also n bit cla cost will be $= 7n + (1/6)n(n+1)(n+5)$.

2 Implemented Circuit




Figure 1: Implemented circuit diagram.

3 Implemented Waveforms




Figure 2: Implemented waveform.

References

- [1] I. S. Dhanjal. 4 bit carry look ahead adder transistor level implementation using static cmos logic. <https://youtu.be/WItAXzrfPrE>.
- [2] M. Hasan. High-performance design of a 4-bit carry look-ahead adder in static cmos logic. <http://section.iaesonline.com/index.php/IJEEI/article/view/2582>.