

Design of 1-bit full adder using CMOS mirror logic

Bhawarth Gupta, Bharati Vidyapeeth College of Engineering Pune

July 24, 2021

Abstract

This paper presents 1-bit full adder cell designed by using cmos mirror technique. Full adder circuit is one of the most widely used building block in all arithmetic and digital data processing systems. This circuit accepts two 1-bit inputs and produce two 1-bit outputs i.e. sum and cout. We use property of inversion and self-duality to design this circuit. Because nowadays we have to deal with huge bits of data, we can switch to more advanced adder architectures like RIPPLE CARRY, CARRY SKIP, CARRY SELECT, CARRY LOOK AHEAD etc. Major drawback of cmos mirror circuit is that it consumes more power and occupies more area due to greater number of transistors used.

1 Circuit Details

Transistor level implementation of full adder using cmos mirror logic uses 28 transistors out of which 14 are nmos and 14 are pmos. By using cmos mirror design we can save area of 12 transistors as compared to conventional cmos approach. If a function obeys both inversion and self-duality properties than we can mirror the nmos stack to pmos i.e. pull-up stack is symmetrical to pull-down, unlike opposite to pull-down stack in conventional cmos. By this approach we can reduce pmos stack size and can have equal rise and fall delays. Instead of realizing two functions independently we will use cout signal to generate sum signal. The full adder circuit presented in this paper can be further used as a building block to generate a N-bit adder, which accepts two n-bit inputs and produces n-bit sum. One such adder architecture is known as ripple carry adder where these full adder blocks are cascaded one after the other. Each full adder in this architecture produces 1-bit sum and pass the carry to the subsequent full adder. In this way carry ripples through each of the full adder stages. Speed of this carry rippling through each stages define the speed of the adder. Nowadays there are some advance static cmos techniques like-CPL, TG, GDI etc., to design a high speed and low power consumption full adder but tuning the circuit alone is not the feasible solution as we have to deal with huge bits of data at a time. In this case optimizing the architecture of the adder circuit can come in handy.

2 Implemented Circuit




Figure 1: Implemented circuit diagram.

3 Implemented Waveforms




Figure 2: Implemented waveform.

References

- [1] S. dhanjal. 1 bit full adder transistor level implementation using cmos mirror logic. <https://youtu.be/BflzLRjsECM>.
- [2] R. S. S. K. S. A. Vinod Agarawal. Performance and analysis of 28t full adder using svl technique for reducing leakage current at 45 nm technology. [http://www.iosrjournals.org/iosr\[1\]jvlsi/papers/vol5-issue4/Version-1/F05413742.pdf](http://www.iosrjournals.org/iosr[1]jvlsi/papers/vol5-issue4/Version-1/F05413742.pdf).
- [3] Sung-Mo-Kang and Y. Leblebici. combinational mos logic circuit. Book- Cmos digital integrated circuit analysis and design.