I have designed Nand gate using CMOS technology. I have given two pulse inputs to the pmos and nmos. And i got NAND gate outputs as when i/p is 001, 011, 101, 110. 
I faced many problems while designing this circuit. 
While doing transient analysis i got errors due improper inputs given. So i rectified the error and got the output.
