Due to lack of Unavailibility of 3 input NAND Gate,it is implemented in the Schematic by using two 2 input NAND Gate and NOT Gate.