Due to lack of Unavailibility of 4 input Inverting OR Gate,it is implemented in the Schematic by using three 2 input NAND Gate and 2 NOT Gates.