Here the Schematic is minimized by using NOR Gate as well as 3 input OR Gate is implemented by using 2 input OR Gate.