

# Sky130 8-T SRAM Cell for High-Speed Applications

Vatsal Patel, Vishwakarma Government Engineering College

## Abstract

*SRAM or Static Random Access Memory is a form of semiconductor memory widely used in electronics, microprocessors and general computing applications. The main concern for SRAM cell design is stability. The stability of memory is affected by the aspect ratio of MOSFET and operating conditions. Memory stability aims to operate reliably and correctly. Stability in the SRAM cell is measured by Static Noise Margin (SNM). SNM is the minimum voltage noise that can flip the state of SRAM. While reading the stored data from SRAM, the stored value should not change.*

## CIRCUIT DETAILS

In this design, two voltage sources VS1 and VS2 connected to the outputs of the bit and bit bar line, respectively. Two NMOS transistors VT1 and VT2 are connected with inputs of bit and bit bar line directly to switch ON and switch OFF the power supply source during writing “0” and write “1” operations, respectively. These power supply sources reduce the voltage swing at the 'out' node when a write operation is being performed.

### A. Write '0' operation

During the write '0' operation, the bit line goes low and the bit bar line goes high. So, the transistor VT2 goes ON and the transistor VT1 goes OFF. Thus the voltage source VS2 forces to decrease the voltage swing at the output of the bit bar line.


### B. Write '1' operation

Similarly, when we perform the write '1' operation, transistor VT1 is ON and transistor VT2 goes to the OFF condition, so the voltage source VS1 decreases the voltage swing at the bit line output.

Due to the decrease in voltage swing, dynamic power dissipation is almost constant even if we increase the frequency of the SRAM cell.


In this SRAM model, voltage sources VS1 and VS2 decrease the voltage swing during switching activity. With the increase in frequency, the switching will also increase, but the voltage source decreases its voltage swing simultaneously at the output. So at a higher frequency, the dynamic power dissipation is almost constant. These two voltage sources also provide extra voltage during the write operations on the bit line, bit bar line and word line. This extra voltage will provide a better noise margin on the bit line and word line during write operations.

## IMPLEMENTED CIRCUIT




# SIMULATION RESULTS WITH SKY130 AND NGSPICE


## 1. 20 NS COMBINED SIGNALS




## 2. 100NS COMBINED SIGNAL



### 3. 20NS OUTPUT SIGNAL



### 4. 100NS OUTPUT SIGNAL



## CONCLUSION

AS THE SIMULATIONS SHOW THE **SRAM CELL** WORKS PERFECTLY UP TO 100MHZ FREQUENCY WITH A SMALL DELAY AND GOOD WRITE STABILITY. THE OPERATING VOLTAGE OF THE CIRCUIT IS 1.8V AND THE **CMOS** TECHNOLOGY NODE IS 130NM.

THIS **SRAM** CELL HAS TWO VOLTAGE SOURCES THAT ARE USED FOR REDUCING THE VOLTAGE SWING DURING SWITCHING ACTIVITY WHICH RESULTS IN THE REDUCTION OF DYNAMIC POWER DISSIPATION AS WELL AS IMPROVEMENT OF THE STABILITY DURING THE WRITE OPERATION. THE **8-T SRAM** CELL CONSUMES LESS POWER AND IS MORE STABLE IN COMPARISON TO THE CONVENTIONAL **6-T SRAM** CELL. ALTHOUGH THE NUMBER OF TRANSISTORS AND AREA IS INCREASED FOR THE **8-T SRAM** CELL IN COMPARISON TO CONVENTIONAL **SRAM** CELL. THIS **8-T SRAM** CELL CAN BE USED TO PROVIDE LOW POWER SOLUTIONS IN HIGH-SPEED DEVICES LIKE LAPTOPS, MOBILE PHONES, PROGRAMMABLE LOGIC DEVICES ETC.

## REFERENCES

[WRITE STABILITY ANALYSIS OF 8-T NOVEL SRAM CELL FOR HIGH-SPEED APPLICATION](#)