


Voltage Controlled Delay Line For DLL


Simulated on [eSim](#) from [FOSSE](#)

Introduction

Delay-locked loops (DLLs) can be considered as feedback circuits that phase lock an output to an input without the use of an oscillator. In some applications, DLLs are necessary or preferable over phase-locked loops (PLLs), with their advantages including lower sensitivity to supply noise and lower phase noise. This article deals with fundamental DLL design concepts.



Description




Final DLL Circuit Schematic

Throughout this paper we are simulating a pre-designed Voltage Controlled Delay Line(VCDL) on [eSim](#). The figure above shows the final schematic of the VCDL test bench, which is mainly a simple topology of the DLL using simple Phase Detector (PD) which is the XOR gate between ADC/DAC modules to match the simulation requirements. The basic delay line is made out of simple inverters of the same sizing, each two of them compose a buffer which is the main single cell of the line.


The current mirror connection at the left -two transistors- to generate the Pull Up Network(PUN) control voltage (Vcp) in contrast to the PDN which gets Vc out of the LPF smoothing circuit (R+C).

Following are the complete details of the design and simulations.



The VCDL is composed of 50 distributed over 2 DLL_25Cells, which results in transistor count of $T = \text{Cells} * \text{Transistors/Cell} = 50 * 12 = 600$ Transistors



1 Cell Test Bench



1 cell simulation results



Analysis Source Details Ngspice Model Device Modeling Subcircuits

Add parameters of SKY130 library

Enter the path

Enter the corner e.g. tt

Add parameters for sc4 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc4

Add parameters for sc2 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc2

Add parameters for sc6 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc6

Add parameters for sc3 : sky130_fd_pr__pfet_01v8

Enter the parameters of SKY130 component sc3

Add parameters for sc1 : sky130_fd_pr__pfet_01v8

Enter the parameters of SKY130 component sc1

Add parameters for sc5 : sky130_fd_pr__pfet_01v8

Enter the parameters of SKY130 component sc5

Add parameters for sc10 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc10

Add parameters for sc8 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc8

Add parameters for sc12 : sky130_fd_pr__nfet_01v8

Enter the parameters of SKY130 component sc12

Add parameters for sc9 : sky130_fd_pr__pfet_01v8


Enter the parameters of SKY130 component sc9


Add parameters for sc7 : sky130_fd_pr__pfet_01v8

Enter the parameters of SKY130 component sc7


Add parameters for sc11 : sky130_fd_pr__pfet_01v8

Enter the parameters of SKY130 component sc11







25 Cells schematic (25*[firstDLLcell](#))




25 cells symbol

Analysis	Source Details	Ngspice Model	Device Modeling	Subcircuits
Add parameters for pulse source v2				
Enter initial value (Volts/Amps):		<input type="text" value="0"/>		
Enter pulsed value (Volts/Amps):		<input type="text" value="5"/>		
Enter delay time (seconds):		<input type="text" value="1e-9"/>		
Enter rise time (seconds):		<input type="text" value="1e-9"/>		
Enter fall time (seconds):		<input type="text" value="1e-9"/>		
Enter pulse width (seconds):		<input type="text" value="5e-9"/>		
Enter period (seconds):		<input type="text" value="12e-9"/>		
Add parameters for DC source v1				
Enter value (Volts/Amps):		<input type="text" value="0.7"/>		
Add parameters for DC source v3				
Enter value (Volts/Amps):		<input type="text" value="5"/>		

Simulation Setup



25 Cells Simulation Output






```

Delay_Looked_Loop.cir
* C:\Users\alsin\Sim-Workspace\Delay_Looked_Loop\Delay_Looked_Loop.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: 2/20/2024 7:19:19 AM
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and
define sequence: 2,1,0
* Sheet Name: /
v1 vin GND pulse
SC2 /VCP /VC GND GND sky130_fd_pr__nfet_01v8
SC1 /VCP /VCP /VDD /VDD sky130_fd_pr__pfet_01v8
U7 vout plot_v1
U1 vin plot_v1
v2 /VDD GND DC
X2 /VC /VCP Net_X1-Pad4_vout DLL_25Cells
X1 /VC /VCP vin Net_X1-Pad4_DLL_25Cells
U3 Net_U2-Pad3_Net_U2-Pad4_Net_U3-Pad3_d_xor
U2 vin vout Net_U2-Pad3_Net_U2-Pad4_adc_bridge_2
U4 Net_U3-Pad3_Net_R1-Pad1_dac_bridge_1
C1 /VC GND 100p
R1 Net_R1-Pad1_/VC 10k
scmode1 SKY130mode
.end


```

Don't forget to include the highlighted line






Around 13ns delay at the output



IN/Out overlaid


tran1: * c:\users\alsin\esim-workspace\delay_looked_loop\delay_looked_loop.cir



V


v(vout)

v(vin)




tran1: * c:\users\alsin\esim-workspace\delay_looked_loop\delay_looked_loop.cir

— □ ×



Delay Line Control Voltage (VC) change with time



Error signal (after XOR)

References:

- [B. Razavi, "The Delay-Locked Loop \[A Circuit for All Seasons\]," in IEEE Solid-State Circuits Magazine, vol. 10, no. 3, pp. 9-15, Summer 2018, doi: 10.1109/MSSC.2018.2844615.](#)

- [Voltage Controlled Delay Line](#)

Circuit Design and Simulations By

[AbdulRahman ALSindiony](#)

Electronics and Communications Engineering,

Alexandria University, Egypt.