



Circuit Simulation Project

https://esim.fossee.in/circuit-simulation-project

Name of Participant: UTUKURI GEYARKA S NIKHILESH

Project Guide: Dr. MAHESWARI. R

Title of the Project: -

Design of Half adder using 2 x 4 decoder with enable

Theory/Description: -

Half adder is a combinational circuit that performs an arithmetic addition of two bits. Half adder takes two inputs and produces two outputs. It usually has two inputs A and B along with two outputs S (sum) and C (carry) be the two outputs.

For a half adder, if A=0, B=0 that is both the inputs applied are 0. Then both the outputs SUM and CARRY are 0. Among two inputs applied if anyone the input is 1 then the SUM will be 1 but the CARRY is 0. If both the inputs are 1 then the SUM will be equal to 0 and the CARRY will be equal to 1.

It is used in Calculators, computers, digital measuring devices etc. A half adder is used for adding together the two least significant digits in a binary sum. It can be implemented using only logic gates and also it can be done using 2x4 decoder with enable along with an or gate where the inputs will be three including the enable input E. The output will be same as a normal half adder made by logic gates whenever E = 1 and there won't be any output if E = 0.

Truth Table for Half adder circuit with enable input(of 2x4 decoder):

E	Α	В	Sum	Carry
0	Х	Х	0	0
1	0	0	0	0
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

Here, E, A, B are inputs and Sum, Carry are outputs.

<u>Circuit for Half Adder using 2 x 4 decoder with enable:</u>



Schematic Diagram:

The circuit schematic for Half Adder using 2 x 4 decoder with enable in eSim is as shown below:



The Schematic for 2 x 4 decoder in eSim which is used as an sub-circuit is as shown below:



The Symbol for 2 x 4 decoder in eSim is as shown below:



The Symbol for 3 input and gate which is already present in eSim is as shown below:



Source details:

icadToNgspice-2	8)
Analysis Source Details NgSpice Model Device Modeling Subcircuits	
Add parameters for pulse source v1 —	^
Enter initial value(Volts/Amps):	
Enter pulsed value(Volts/Amps): 5	
Enter delay time (seconds): 5	
Enter rise time (seconds):	
Enter fall time (seconds):	
Enter pulse width (seconds):	
Enter period (seconds):	

Analysis	Source Details	NgSpice Model	Device Modeling	Subcircuits	
- Add na	rameters for pulse s	ource v2			
Enter i	nitial value(Volts/Am	os):			0
Enter p	oulsed value(Volts/A	nps):			5
Enter o	lelay time (seconds)	:			10
Enter r	ise time (seconds):				0
Enter f	all time (seconds):				0
Enter p	oulse width (seconds):			10
Enter p	eriod (seconds):				20

Add parameters for pulse source v3	
Enter initial value(Volts/Amps):	0
Enter pulsed value(Volts/Amps):	5
Enter delay time (seconds):	20
Enter rise time (seconds):	0
Enter fall time (seconds):	0
Enter pulse width (seconds):	20
Enter period (seconds):	40
	· · · · · · · · · · · · · · · · · · ·

<u>Analysis:</u>

/ Transient Analysis		
Start Time	0	Sec 🔹
Step Time	10	ms 🔹
Stop Time	40	Sec •

Simulation Results :

1) <u>Ngspice plots:</u>

Input waveforms:

<u>E:</u>



						v(a)					

<u>B:</u>

📧 tra	n1: * c:\users\h	ip\desktop\esi	m\design_of_h	nalf_adder_usin	g_2x4_decode	r_with_enable	design_of_half	_adder_using_a	2x4_decoder_w	ith_enable.cir									-	- 0	×
v											v(b)										
5.0																					
4.9																					
4.0																					
3.5																					
3.0																					
2.5																					
2.0																					
1.9																					
1 (
1.0																					
0-0																					
0.5																					
0.1	0 2	.0 4	.0 6	.0 8	.0 10).0 12	2.0 14	.0 16	.0 18	.0 20	.0 22	.0 24	.0 26	.0 28	3.0 30	1.0 32	2.0 34	.0 36	.0 38	.0 4	0.0

<u>A:</u>

Output Waveforms:

<u>Sum:</u>



Carry:

trar	1: * c:\users\h	p\desktop\esi	m\design_of_h	alf_adder_usin	g_2x4_decode	r_with_enable\	design_of_half	_adder_using_a	2x4_decoder_w	rith_enable.cir											- 0	
											v(ca	rry)										
5.0																						
. 5																						
. 0																						
. 5																						
. 0																						
. 5																						
. 0																						
. 5																		\vdash				
. 0																						
5																						
0	0 2.	.0 4.	.0 6	.0 8	.0 10).0 12	.0 14	.0 16	.0 18	0 20	1.0 22	.0 24	1	1 5.0 28	3.0 31	0.0 3	2.0 34	1.0	36	.0 3:	3.0	40

2) Python plots:

Input waveforms:

<u>E:</u>







Output waveforms:





Carry:



Conclusion:

Thus, we have studied the design of half adder using 2 x 4 decoder with enable using eSim and we get the appropriate waveforms.

References:

- <u>https://slaystudy.com/half-adder/</u>
- https://player.uacdn.net/lessonraw/J1W72U4SUDR5CQGDQTDK/pdf/9695656515.pdf