



Circuit Simulation Project

https://esim.fossee.in/circuit-simulation-project

Name of the participant: Siddharth Bhuthapuri

Project Guide: Dr. R. Maheswari

Title of the circuit: Design Of 8 to 1 Multiplexer with

enable

Theory/Description: A multiplexer is a device that has 2^n Input Lines and one output line were n= number of input selector line. At a time only one Input Line will connect to the output line. An 8-to-1 multiplexer consists of eight data inputs D0 through D7, three input select lines S0 through S2 and a single output line Y. Depending on the select lines combinations, multiplexer selects the inputs. Since the number data bits given to the MUX are eight, then 3 bits (2^3 = 8) are needed to select one of the eight data bits.


Truth Table:

Select Lines			Input								Output
S0	S1	S2	D0	D1	D2	D3	D4	D5	D6	D7	Υ
0	0	0	0	Х	Χ	Χ	Χ	Х	Χ	Х	0
0	0	0	1	Χ	Х	Х	Х	Х	Х	Х	1
0	0	1	Χ	0	Х	Χ	Х	Х	X	Χ	0
0	0	1	X	1	X	X	X	X	X	X	1
0	1	0	X	X	0	X	X	X	X	X	0
0	1	0	X	X	1	X	X	X	X	X	1
0	1	1	Χ	Χ	Χ	0	X	Х	Χ	X	0
0	1	1	X	X	X	1	X	X	X	X	1
1	0	0	Χ	Χ	Χ	X	0	Х	Χ	X	0
1	0	0	X	X	X	X	1	X	X	X	1
1	0	1	X	X	X	X	X	0	X	X	0
1	0	1	X	X	X	X	X	1	X	X	1
1	1	0	X	X	X	X	X	X	0	X	0
1	1	0	Х	Χ	Χ	X	Χ	Х	1	X	1
1	1	1	X	X	X	X	X	X	Χ	0	0
1	1	1	Х	Χ	Χ	X	Χ	Х	Χ	1	1


From the above truth table, the Boolean equation for the output is given as: $Y = \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D0} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D1} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D2} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D3} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D4} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D5} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D6} + \overline{S0} \, \overline{S1} \, \overline{S2} \, \overline{D7}$

From the above Boolean equation, the logic circuit diagram of an 8-to-1 multiplexer can be implemented by using 8 AND gates, 1 OR gate and 7 NOT gates as shown .

Logic Circuit:




Circuit Diagram:




Results:

Ngspice plot-Input Waveforms:


D0:




D1:




D2:




D3:




D4:




D5:




D6:




D7:




E:




S0:



S1:




S2:




Ngspice plot-Output Waveforms:

Y:





Python plot-Input Waveforms:


D0:





D1:






























Python plot-Output Waveforms:

Y:



Source/Reference(s):

https://www.electronicshub.org/multiplexerandmultiplexing/ #8-to-1_Multiplexer

https://www.eccircuit.com/2018/10/8-to-1-multiplexer-mux-logic-diagram.html