




VIT
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)



Circuit Simulation Project

<https://esim.fossee.in/circuit-simulation-project>

Name of Participant : Akash S

Project Guide : Dr. Maheswari. R

Title of Project :

Design of Half Adder using NAND gates only and esim subcircuit builder

Theory/Description:


A half adder is a combinational circuit which is used to add numbers. Its input includes the augend and the addend bits. It produces a Sum bit (S) and a Carry bit (C) as its output.

These half adders are extensively used in Arithmetic and Logic Units. They can also act as building blocks in building a full adder circuit. Half adders are also preferred when it comes to the design of calculators and they are also used in calculating addresses and tables in computer systems.

It is possible to build a half adder only with the help of NAND gates since it is a universal gate.

About 5 NAND gates are required in order to build a complete full adder.

Here A and B are the input bits and 'S' refers to the Sum bit and 'C' refers to the carry bit.



The truth table for half adder circuit :

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Circuit Diagrams:




Figure 1: Main Circuit Schematic




Figure 2: Sub-Circuit Schematic of half adder using NAND gates





Figure 3: Symbol for half adder using NAND gates


Result/Output:

- Ngspice Plots :

Inputs :




A




B

Outputs :




S




C

● Python Plots :

Inputs :




A



B


Outputs :

Plotting-27



S

Plotting-27



C

References :

<https://de-iitr.vlabs.ac.in/exp/half-full-adder/theory.html>

<https://www.watelectronics.com/what-is-half-adder-circuit-diagram-its-applications/>

<https://www.circuitstoday.com/half-adder>