



VIT[®]
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)
CHENNAI



Circuit Simulation Project

<https://esim.fossee.in/circuit-simulation-project>

Name of Participant: Abhimanyu Pundir


Project Guide: Dr. Maheshwari. R

Project Name: Design of full Adder using NOR gates

Theory:-

Full Adder:-

A full adder is a **digital circuit that performs addition**. Full adders are implemented with logic gates in hardware. A full adder adds three one-bit binary numbers, two operands and a carry bit. The adder outputs two numbers, a sum and a carry bit. The term is contrasted with a half adder, which adds two binary digits.



Full adder Truth Table:-


Inputs			Outputs	
A	B	C - IN	Sum	C - Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

NOR Gates:-

The *NOR gate* is a combination OR gate followed by an inverter. Its output is "true" if both inputs are "false." Otherwise, the output is "false."


Truth table for NOR gate:-

Inputs		Outputs
X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0



4001 Quad NOR

Schematic of full adder using NOR gate:-




Logical Expression for SUM:

$$\begin{aligned} &= A' B' C\text{-IN} + A' B C\text{-IN}' + A B' C\text{-IN}' + A B C\text{-IN} \\ &= C\text{-IN} (A' B' + A B) + C\text{-IN}' (A' B + A B') \\ &= C\text{-IN} \text{ XOR } (A \text{ XOR } B) \\ &= (1,2,4,7) \end{aligned}$$

Logical Expression for C-OUT:

$$\begin{aligned} &= A' B C\text{-IN} + A B' C\text{-IN} + A B C\text{-IN}' + A B C\text{-IN} \\ &= A B + B C\text{-IN} + A C\text{-IN} \\ &= (3,5,6,7) \end{aligned}$$

CIRCUIT DIAGRAM:




OUTPUTS:-


Python plots:-

Inputs:


A



B




C




Outputs:-

SUM:-




Carry:-




Ngspice Plots:-

Inputs:-


A



B




C




Outputs:-

Sum:-



Carry:-



References:-

- <https://www.geeksforgeeks.org/full-adder-in-digital-logic/>
- <https://de-iitr.vlabs.ac.in/exp/half-full-adder/theory.html>
- <https://www.youtube.com/watch?v=9ymwX1Pzybk>
- <https://vimaxmedia.com/yv85f9/full-adder-using-nor-gate>