Download Mixed Signal SoC Design Marathon Completed Circuit

Participant Name Nityanand

Name of the college/institute Indian Institute of Science, Bangalore

Circuit Name DESIGN OF 4 BIT COUNTER WITH CLOCK AS INVERTER CHAIN AND LOW POWER CVSL Cascode Voltage Switch Logic

Link to the GitHub repository https://github.com/Nityanand310/Mixed_Signal

Download Final Report and Project Files