Voltage Controlled Delay Line For DLL

Simulated on **<u>eSim</u>** from **<u>FOSSE</u>**

Introduction

Delay-locked loops (DLLs) can be considered as feedback circuits that phase lock an output to an input without the use of an oscillator. In some applications, DLLs are necessary or preferable over phase-locked loops (PLLs), with their advantages including lower sensitivity to supply noise and lower phase noise. This article deals with fundamental DLL design concepts.



Description



Final DLL Circuit Schematic

Throughout this paper we are simulating a pre-designed Voltage Controlled Delay Line(VCDL) on <u>eSim</u>. The figure above shows the final schematic of the VCDL test bench, which is mainly a simple topology of the DLL using simple Phase Detector (PD) which is the XOR gate between ADC/DAC modules to match the simulation requirements. The basic delay line is made out of simple inverters of the same sizing, each two of them compose a buffer which is the main single cell of the line.

The current mirror connection at the left -two transistors- to generate the Pull Up Network(PUN) control voltage (Vcp) in contrast to the PDN which gets Vc out of the LPF smoothing circuit (R+C).

Following are the complete details of the design and simulations.

The VCDL is composed of 50 distributed over 2 DLL_25Cells, which results in transistor count of T = Cells * Transistors/Cell = $50 \times 12 = 600$ Transistors



1 Cell Test Bench



1 cell simulation results





Analysis	Source Details	Ngspice Model	Device Modeling	Subcircuits		
Add para	ameters of SKY130	library				
Enter the	e path C:\\	FOSSEE\eSim\library	r\sky130_fd_pr\mode	ls\sky130.lib.spice	Add	Add Default
Enter the	e corner e.g. tt tt					
Add para	ameters for sc4 : sk	<pre>cy130_fd_prnfet_0</pre>	1v8			
Enter the	e parameters of SKY	/130 component sc4	W=750e-3 L=250e-	3		
Add para	ameters for sc2 : sk	xy130_fd_prnfet_0	1v8			
Enter the	e parameters of SKY	/130 component sc2	W=1.5 L=250e-3			
Add para	ameters for sc6 : sk	<pre>cy130_fd_prnfet_0</pre>	1v8			
Enter the	e parameters of SKY	130 component sc6	W=500e-3 L=2.5			
Add para	ameters for sc3 : sk	<pre>cy130_fd_prpfet_0</pre>	1v8			
Enter the	e parameters of SKY	(130 component sc3	W=1.25 L=250e-3]
Add para	ameters for sc1 : sk	xy130_fd_prpfet_0	1v8			
Enter the	e parameters of SKY	(130 component sc1	W=3 L=250e-3]
Add para	ameters for sc5 : sk	<pre>cy130_fd_prpfet_0</pre>	1v8			
Enter the	e parameters of SKY	130 component sc5	W=1 L=2.5]
Add para	ameters for sc10 : s	sky130_fd_prnfet_	01v8			
Enter the	e parameters of SKY	(130 component sc10	W=750e-3 L=250e	-3		
Add para	ameters for sc8 : sk	<pre>xy130_fd_prnfet_0</pre>	1v8			
Enter the	e parameters of SKY	(130 component sc8	W=1.5 L=250e-3			
Add para	ameters for sc12 : s	sky130_fd_prnfet_	01v8			
Enter the	e parameters of SKY	(130 component sc12	2 W=500e-3 L=2.5			
- Add para	ameters for sc9 : sk	<pre>cy130_fd_prpfet_0</pre>	1v8			
Enter the	e parameters of SKY	/130 component sc9	W=1.25 L=250e-3			
- Add para	ameters for sc7 : sk	xy130_fd_prpfet_0	1v8			
Enter the	e parameters of SKY	/130 component sc7	W=3 L=250e-3			
- Add para	ameters for sc11 : s	sky130_fd_prpfet_	01v8			
Enter the	e parameters of SKY	(130 component sc1)	W=1 L=2.5]
						Convert



25 Cells schematic (25*firstDLLcell)

25 cells symbol

Analysis	Source Details	Ngspice Model	Device Modeling	Subcircuits					
Add parameters for pulse source v2									
Enter in	nitial value (Volts/Am	0	0						
Enter p	ulsed value (Volts/A	5	5						
Enter d	ielay time (seconds):	1e-9	1e-9						
Enter r	ise time (seconds):	1e-9	1e-9						
Enter fa	all time (seconds):	1e-9	1e-9						
Enter p	ulse width (seconds	5e-9	5e-9						
Enter p	eriod (seconds):	12e-9	12e-9						
Add parameters for DC source v1									
Enter v	alue (Volts/Amps):	0.7	0.7						
Add par	ameters for DC sour	ce v3							
Enter v	alue (Volts/Amps):	5	5						

Simulation Setup

25 Cells Simulation Output

Don't forget to include the highlighted line

Analysis	Source Details	Ngspice Model	Device Modeling	Subcircuits				
C Add parameters of SKY130 library								
Enter the	path node	els\sky130.lib.spice	Add	Add Default				
Enter the	corner e.g. tt							
Add parameters for sc2 : sky130_fd_prnfet_01v8								
Enter the	parameters of SKY	/130 component sc2	W=1.5 L=250e-3					
Add para	ameters for sc1 : sk	<pre>cy130_fd_prpfet_0</pre>	1v8					
Enter the	parameters of SKY	/130 component sc1	W=3 L=250e-3					

Around 13ns delay at the output

IN/Out overlaid

Delay Line Control Voltage (VC) change with time

Error signal (after XOR)

References:

- <u>B. Razavi, "The Delay-Locked Loop [A Circuit for All Seasons]," in IEEE Solid-State Circuits Magazine, vol.</u> <u>10, no. 3, pp. 9-15, Summer 2018, doi: 10.1109/MSSC.2018.2844615.</u>

- Voltage Controlled Delay Line

Circuit Design and Simulations By

AbdulRahman AlSindiony

Electronics and Communications Engineering,

Alexandria University, Egypt.