MIXED SIGNAL PHASE FREQUENCY DETECTOR USING SKY130

Theory:

The Phase Frequency Detector belongs to a class of sequential Phase detectors with internal state. Assume that initially both outputs of the Phase Frequency Detector (PFD), UP and DOWN, are at 0s. When the Clock A rises first, the flip-flop triggered by the clock asserts UP high. When the Clock B rises later, the other flip-flop asserts DN as well. But then, the AND logic connected to the asynchronous reset input of the flip-flops deasserts both UP and DN signals to 0 as soon as they both reach 1s, returning the Phase Frequency Detector to the original state. The resulting difference in the UP and DN pulse widths corresponds to the timing difference between the two clocks' rising edges. This functionality can be used to detect both frequency and phase changes.

Schematic Diagram:

The schematic diagram of PFD is shown below:



Figure 1: Schematic Diagram

Simulation Results:

1. Ngspice plots



Figure 2: Clock A



Figure 3: Clock B



Figure 4: Reset Signal



Figure 5: Up Output



Figure 6: Down Output



Figure 7: Combined Output

2. Netlist Output



Conclusion:

Thus the Mixed Signal Phase Frequency Detector is implemented using Verilog and SKY130PDK in eSim.

References:

Neil H.E. Weste, David Money Harris —CMOS VLSI Design: A Circuits and Systems Perspective.